With the rapid increase in the complexity of digital circuits, the design abstraction level has to grow to face the new needs of system designers in the early phases of the design process. Along with this evolution, testing and test facilities should be improved in the early stages of the design to provide the architecture with functional test facilities to be later synthesized testing infrastructures according to designer's requirements. These test infrastructures could be translated, into testing facilities at lower levels of abstraction, from which automatic synthesis tools are available. Starting from the increasing use of TLM in hardware design industry, the paper aims at providing a mechanism to fill the gap between the design abstraction level and the level in which testing methodologies are applied. To do the job, the TLM 2.0 ¿debug transport interface¿ is used and methods are introduced to synthesize it into known test access methods at RTL.

System Level Testing via TLM 2.0 Debug Transport Interface / DI CARLO, Stefano; Hatami, N.; Prinetto, Paolo Ernesto; Savino, Alessandro. - STAMPA. - (2009), pp. 286-294. ((Intervento presentato al convegno IEEE 24th International Symposium on Defect and Fault Tolerance in VLSI Systems (DFTS) tenutosi a Chicago (IL), USA nel 7-9 Oct. 2009 [10.1109/DFT.2009.46].

System Level Testing via TLM 2.0 Debug Transport Interface

DI CARLO, STEFANO;PRINETTO, Paolo Ernesto;SAVINO, ALESSANDRO
2009

Abstract

With the rapid increase in the complexity of digital circuits, the design abstraction level has to grow to face the new needs of system designers in the early phases of the design process. Along with this evolution, testing and test facilities should be improved in the early stages of the design to provide the architecture with functional test facilities to be later synthesized testing infrastructures according to designer's requirements. These test infrastructures could be translated, into testing facilities at lower levels of abstraction, from which automatic synthesis tools are available. Starting from the increasing use of TLM in hardware design industry, the paper aims at providing a mechanism to fill the gap between the design abstraction level and the level in which testing methodologies are applied. To do the job, the TLM 2.0 ¿debug transport interface¿ is used and methods are introduced to synthesize it into known test access methods at RTL.
9780769538396
File in questo prodotto:
File Dimensione Formato  
2009-DFT-TLM.pdf

non disponibili

Tipologia: 2. Post-print / Author's Accepted Manuscript
Licenza: Non Pubblico - Accesso privato/ristretto
Dimensione 376.17 kB
Formato Adobe PDF
376.17 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
2009-DFT-TLM-AuthorVersion.pdf

accesso aperto

Descrizione: Manuscript author version
Tipologia: 2. Post-print / Author's Accepted Manuscript
Licenza: PUBBLICO - Tutti i diritti riservati
Dimensione 693.75 kB
Formato Adobe PDF
693.75 kB Adobe PDF Visualizza/Apri
Pubblicazioni consigliate

Caricamento pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11583/2288239
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo