High Quality Test Pattern Generation for RT-level VHDL Descriptions