Multiple errors produced by single upsets in FPGA configuration memory: a possible solution