Evolving Effective CA/CSTP BIST Architectures for Sequential Circuits