Simulation-based analysis of SEU effects on SRAM-based FPGAs