A CMOS Power Delay Model