Archivio Istituzionale della RicercaThe noise tolerance of new submicron logic families is becoming more and more important for the reliability of high speed architectures. A method for the evaluation of noise robustness must be defined to compare different topologies and help designers in the library cells optimization, The paper describes a methodology for the analysis of self induced noise tolerance based on the statistical simulation of noise sources. This method can be usefully applied in the study of parasitics due to interconnections crosstalk in digital design and to the substrate-coupling in ICs.
Noise-tolerance analysis for high speed CMOS circuits / Graziano, Mariagrazia; Masera, Guido; Piccinini, Gianluca; RUO ROCH, Massimo; Zamboni, Maurizio. - (1998), pp. 37-40. (Intervento presentato al convegno ICM '98, IEEE 10th International Conference on Microelectronics tenutosi a Monastir (TUN) nel 14-16 Dec 1998) [10.1109/ICM.1998.825562].
Noise-tolerance analysis for high speed CMOS circuits
GRAZIANO, MARIAGRAZIA;MASERA, Guido;PICCININI, GIANLUCA;RUO ROCH, Massimo;ZAMBONI, Maurizio
1998
Abstract
The noise tolerance of new submicron logic families is becoming more and more important for the reliability of high speed architectures. A method for the evaluation of noise robustness must be defined to compare different topologies and help designers in the library cells optimization, The paper describes a methodology for the analysis of self induced noise tolerance based on the statistical simulation of noise sources. This method can be usefully applied in the study of parasitics due to interconnections crosstalk in digital design and to the substrate-coupling in ICs.
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/1412912
Attenzione
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo