Technology downscaling and high performance architectures are the main trends in high speed CMOS VLSI circuits. These two factors require respectively increasing device integration and the design of new dynamic logic families for high level pipelining structures. An increasingly pressing problem connected to this trend is crosstalk noise between interconnections and self-induced noise due to simultaneous switching of large numbers of gates. A test IC was realized for noise tolerance measurement of high speed CMOS logic families. Variable energy noise events are internally generated using integrated inductors that switch according to a programmable combination of control signals. The effects of the injected noise are measured in terms of logic errors by a detection structure: a statistic for the measured outputs is created and compared with the results of a simulation tool for the evaluation of noise tolerance in CMOS logic families.

A statistical noise-tolerance analysis and test structure for logic families / Graziano, Mariagrazia; Masera, Guido; Piccinini, Gianluca; RUO ROCH, Massimo; Zamboni, Maurizio. - (1999), pp. 68-73. ((Intervento presentato al convegno ICMTS 1999, IEEE International Conference Microelectronic Test Structures tenutosi a Goteborg (SWE) nel 15-18 Mar 1999 [10.1109/ICMTS.1999.766218].

A statistical noise-tolerance analysis and test structure for logic families

GRAZIANO, MARIAGRAZIA;MASERA, Guido;PICCININI, GIANLUCA;RUO ROCH, Massimo;ZAMBONI, Maurizio
1999

Abstract

Technology downscaling and high performance architectures are the main trends in high speed CMOS VLSI circuits. These two factors require respectively increasing device integration and the design of new dynamic logic families for high level pipelining structures. An increasingly pressing problem connected to this trend is crosstalk noise between interconnections and self-induced noise due to simultaneous switching of large numbers of gates. A test IC was realized for noise tolerance measurement of high speed CMOS logic families. Variable energy noise events are internally generated using integrated inductors that switch according to a programmable combination of control signals. The effects of the injected noise are measured in terms of logic errors by a detection structure: a statistic for the measured outputs is created and compared with the results of a simulation tool for the evaluation of noise tolerance in CMOS logic families.
File in questo prodotto:
File Dimensione Formato  
1412909.pdf

non disponibili

Tipologia: 2. Post-print / Author's Accepted Manuscript
Licenza: Non Pubblico - Accesso privato/ristretto
Dimensione 836.15 kB
Formato Adobe PDF
836.15 kB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/1412909
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo