A Global Optimization Tool for CMOS Logic Circuits