Design and Implementation of the Control Structure of the PAPRICA-3 Processor