Archivio Istituzionale della RicercaThe latency insensitive protocols (LIP), which are designed to improve the performance of systems-on-chip, were refined. The refined protocol was validated by using many proof-of-concept examples, that comprised of various combinations of feedforward and feedback topologies. All examples were successfully simulated using VHDL description of all blocks and an event-driven simulator. The results show that the protocol refinement allows precise calculations of important design parameters, like system throughput and transient length.
Issues in Implementing Latency Insensitive Protocols / Casu, MARIO ROBERTO; Macchiarulo, Luca. - STAMPA. - (2004), pp. 1390-1391. (Intervento presentato al convegno Design, Automation and Test in Europe, 2004. tenutosi a Paris (F) nel 16-20 February 2004) [10.1109/DATE.2004.1269102].
Issues in Implementing Latency Insensitive Protocols
CASU, MARIO ROBERTO;MACCHIARULO, Luca
2004
Abstract
The latency insensitive protocols (LIP), which are designed to improve the performance of systems-on-chip, were refined. The refined protocol was validated by using many proof-of-concept examples, that comprised of various combinations of feedforward and feedback topologies. All examples were successfully simulated using VHDL description of all blocks and an event-driven simulator. The results show that the protocol refinement allows precise calculations of important design parameters, like system throughput and transient length.
| File | Dimensione | Formato | |
|---|---|---|---|
|
date04.pdf
accesso aperto
Tipologia:
2. Post-print / Author's Accepted Manuscript
Licenza:
Pubblico - Tutti i diritti riservati
Dimensione
208.12 kB
Formato
Adobe PDF
|
208.12 kB | Adobe PDF | Visualizza/Apri |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/1410346
Attenzione
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo