DI CARLO, STEFANO
DI CARLO, STEFANO
Dipartimento di Automatica e Informatica
003272
Towards Resilient EU HPC Systems: A Blueprint
2020 Radojkovic, Petar; Marazakis, Manolis; Carpenter, Paul; Jeyapaul, Reiley; Gizopoulos, Dimitris; Schulz, Martin; Armejach, Adria; Ayguade, Eduard; Bodin, François; Canal, Ramon; Cappello, Franck; Chaix, Fabien; de Verdiere, Guillaume Colin; Derradji, Said; Di Carlo, Stefano; Engelmann, Christian; Laguna, Ignacio; Moreto, Miquel; Mutlu, Onur; Papadopoulos, Lazaros; Perks, Olly; Ploumidis, Manolis; Salami, Bezhad; Sazeides, Yanos; Soudris, Dimitrios; Sourdis, Yiannis; Stenstrom, Per; Thibault, Samuel; Toms, Will; Unsal, Osman
Infrastructures and Algorithms for Testable and Dependable Systems-on-a-Chip
2003 Di Carlo, S.
Citazione | Data di pubblicazione | Autori | File |
---|---|---|---|
Towards Resilient EU HPC Systems: A Blueprint / Radojkovic, Petar; Marazakis, Manolis; Carpenter, Paul; Jeyapaul, Reiley; Gizopoulos, Dimitris; Schulz, Martin; Armejach, Adria; Ayguade, Eduard; Bodin, François; Canal, Ramon; Cappello, Franck; Chaix, Fabien; de Verdiere, Guillaume Colin; Derradji, Said; Di Carlo, Stefano; Engelmann, Christian; Laguna, Ignacio; Moreto, Miquel; Mutlu, Onur; Papadopoulos, Lazaros; Perks, Olly; Ploumidis, Manolis; Salami, Bezhad; Sazeides, Yanos; Soudris, Dimitrios; Sourdis, Yiannis; Stenstrom, Per; Thibault, Samuel; Toms, Will; Unsal, Osman. - ELETTRONICO. - (2020), pp. 1-29. | 1-gen-2020 | Di Carlo,Stefano + | Blueprint2020__Towards-Resilient-EU-HPC-Systems.pdf |
Infrastructures and Algorithms for Testable and Dependable Systems-on-a-Chip / Di Carlo, S.. - ELETTRONICO. - (2003), pp. 1-106. [10.6092/polito/porto/2709266] | 1-gen-2003 | Di Carlo, S. | Stefano-Di-Carlo-thesis.pdf |