The article presents the design and the architectural optimization of a new Hybrid, High-Resolution Digital Pulse Width Modulator (HHR-DPWM) and its implementation in an integrated, digitally-controlled, voltage-mode, point-of-load (POL) buck converter for automotive applications. The pro-posed HHR-DPWM architecture, which features a synchronous counter-based DPWM, a delay locked loop (DLL)-based digital-to-time converter (DTC) with sub-clock-cycle resolution, and Dyadic Digital Pulse Modulation (DDPM) dithering, is optimized to meet the requirements of the POL converter at low cost and design effort. The POL converter with the proposed HHR-DPWM is fabricated in the 110 nm BCD9s technology by STMi-croelectronics. Based on measurements, the converter regulates the output voltage with 2 mV accuracy, 2 mV peak to peak ripple and a power efficiency up to 95.4% at 3.4 V output voltage.
Design of a Hybrid High Resolution Digital PWM for a Smart Power Point-of-Load Power Converter / Dalal, Neha; Landini, Matteo; Vilmercati, Paolo; Musolino, Francesco; Crovetti, Paolo Stefano. - STAMPA. - (2025), pp. 1-5. (Intervento presentato al convegno 2025 IEEE International Symposium on Circuits and Systems (ISCAS) tenutosi a London (UK) nel 25-28 May 2025) [10.1109/ISCAS56072.2025.11043984].
Design of a Hybrid High Resolution Digital PWM for a Smart Power Point-of-Load Power Converter
Neha Dalal;Francesco Musolino;Paolo Stefano Crovetti
2025
Abstract
The article presents the design and the architectural optimization of a new Hybrid, High-Resolution Digital Pulse Width Modulator (HHR-DPWM) and its implementation in an integrated, digitally-controlled, voltage-mode, point-of-load (POL) buck converter for automotive applications. The pro-posed HHR-DPWM architecture, which features a synchronous counter-based DPWM, a delay locked loop (DLL)-based digital-to-time converter (DTC) with sub-clock-cycle resolution, and Dyadic Digital Pulse Modulation (DDPM) dithering, is optimized to meet the requirements of the POL converter at low cost and design effort. The POL converter with the proposed HHR-DPWM is fabricated in the 110 nm BCD9s technology by STMi-croelectronics. Based on measurements, the converter regulates the output voltage with 2 mV accuracy, 2 mV peak to peak ripple and a power efficiency up to 95.4% at 3.4 V output voltage.File | Dimensione | Formato | |
---|---|---|---|
Dalal_HHRDPW_ISCAS25.pdf
accesso aperto
Descrizione: postprint non editoriale
Tipologia:
2. Post-print / Author's Accepted Manuscript
Licenza:
Pubblico - Tutti i diritti riservati
Dimensione
2.93 MB
Formato
Adobe PDF
|
2.93 MB | Adobe PDF | Visualizza/Apri |
Design_of_a_Hybrid_High_Resolution_Digital_PWM_for_a_Smart_Power_Point-of-Load_Power_Converter.pdf
accesso riservato
Descrizione: version of record
Tipologia:
2a Post-print versione editoriale / Version of Record
Licenza:
Non Pubblico - Accesso privato/ristretto
Dimensione
2.99 MB
Formato
Adobe PDF
|
2.99 MB | Adobe PDF | Visualizza/Apri Richiedi una copia |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/3001351