A reconfigurable, high-impedance, DC-coupled low-frequency digital acquisition front-end (DAFE) suitable to operate under a power supply voltage ranging from 0.2 to IV down to 600 pW power is presented in this paper. Matching-indifferent DC accuracy over a rail-to-rail input range is uniquely achieved by the new time-multiplexed digital differential amplification technique at ultra-low area and without chopping and auto-zeroing. A 180 nm testchip of the proposed DAFE occupies 0.00945 mm 2 and draws 4.5 nW at a 0.4 V supply, has a 120 Hz gain-bandwidth product, with an in-band input noise of 11.3 µV r ms , a 137 µV input offset voltage standard deviation, 65.7dB CMRR, 63.8dB PSRR, and provides a 46.5dB-SFDR, 6.9 bit-ENOB digitized output at -12 dBFS.
A 0.01mm2, 0.4V-VDD, 4.5nW-Power DC-Coupled Digital Acquisition Front-End Based on Time-Multiplexed Digital Differential Amplification / Crovetti, PAOLO STEFANO; Rubino, Roberto; Pedro, Toledo; Musolino, Francesco; Klimach, Hamilton; Chen, Yong; Richelli, Anna. - ELETTRONICO. - (2022). (Intervento presentato al convegno ESSCIRC 2022- IEEE 48th European Solid State Circuits Conference (ESSCIRC) tenutosi a Milan (Italy) nel 19-22 September 2022) [10.1109/ESSCIRC55480.2022.9911357].
A 0.01mm2, 0.4V-VDD, 4.5nW-Power DC-Coupled Digital Acquisition Front-End Based on Time-Multiplexed Digital Differential Amplification
Paolo Crovetti;Roberto Rubino;Pedro Toledo;Francesco Musolino;Anna Richelli
2022
Abstract
A reconfigurable, high-impedance, DC-coupled low-frequency digital acquisition front-end (DAFE) suitable to operate under a power supply voltage ranging from 0.2 to IV down to 600 pW power is presented in this paper. Matching-indifferent DC accuracy over a rail-to-rail input range is uniquely achieved by the new time-multiplexed digital differential amplification technique at ultra-low area and without chopping and auto-zeroing. A 180 nm testchip of the proposed DAFE occupies 0.00945 mm 2 and draws 4.5 nW at a 0.4 V supply, has a 120 Hz gain-bandwidth product, with an in-band input noise of 11.3 µV r ms , a 137 µV input offset voltage standard deviation, 65.7dB CMRR, 63.8dB PSRR, and provides a 46.5dB-SFDR, 6.9 bit-ENOB digitized output at -12 dBFS.File | Dimensione | Formato | |
---|---|---|---|
2022103951.pdf
accesso aperto
Descrizione: Postprint
Tipologia:
2. Post-print / Author's Accepted Manuscript
Licenza:
Pubblico - Tutti i diritti riservati
Dimensione
3.01 MB
Formato
Adobe PDF
|
3.01 MB | Adobe PDF | Visualizza/Apri |
A_0.01mm2_0.4V-VDD_4.5nW-Power_DC-Coupled_Digital_Acquisition_Front-End_Based_on_Time-Multiplexed_Digital_Differential_Amplification (1).pdf
accesso riservato
Descrizione: Version of record
Tipologia:
2a Post-print versione editoriale / Version of Record
Licenza:
Non Pubblico - Accesso privato/ristretto
Dimensione
3.67 MB
Formato
Adobe PDF
|
3.67 MB | Adobe PDF | Visualizza/Apri Richiedi una copia |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/2972539