We developed an Impulse-Based Asynchronous Serial Address-Event Representation (IB-AS-AER) protocol. It allows for full-duplex communication and explicit flow control, does not require any clock data recovery or accurate clock relationship between the transmitter and receiver. Moreover, the optical fiber communication link, that galvanically isolates the communicating devices, highly improves the robustness to electromagnetic disturbances, reduces the power consumption and allows for high data rate transmissions. In addition, the proposed implementation does not require any specific hardware and can be developed on low-cost FPGAs as well as on full-custom ASICs. Preliminary tests performed at 100 Mbps raw bit transfer rate confirm a 32 bit maximum event rate of 2.9 Meps.
Impulse-based asynchronous serial communication protocol on optical fiber link for AER systems / De Marcellis, A.; Di Patrizio Stanchieri, G.; Motto Ros, P.; Martina, M.; Demarchi, D.; Bartolozzi, C.; Faccio, M.; Palange, E.. - (2019), pp. 370-373. ((Intervento presentato al convegno 26th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2019 tenutosi a ita nel 2019.
Scheda prodotto non validato
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo
Titolo: | Impulse-based asynchronous serial communication protocol on optical fiber link for AER systems |
Autori: | |
Data di pubblicazione: | 2019 |
Abstract: | We developed an Impulse-Based Asynchronous Serial Address-Event Representation (IB-AS-AER) protoc...ol. It allows for full-duplex communication and explicit flow control, does not require any clock data recovery or accurate clock relationship between the transmitter and receiver. Moreover, the optical fiber communication link, that galvanically isolates the communicating devices, highly improves the robustness to electromagnetic disturbances, reduces the power consumption and allows for high data rate transmissions. In addition, the proposed implementation does not require any specific hardware and can be developed on low-cost FPGAs as well as on full-custom ASICs. Preliminary tests performed at 100 Mbps raw bit transfer rate confirm a 32 bit maximum event rate of 2.9 Meps. |
ISBN: | 978-1-7281-0996-1 |
Appare nelle tipologie: | 4.1 Contributo in Atti di convegno |
File in questo prodotto:
File | Descrizione | Tipologia | Licenza | |
---|---|---|---|---|
6430.pdf | Articolo principale | 2. Post-print / Author's Accepted Manuscript | PUBBLICO - Tutti i diritti riservati | Visibile a tuttiVisualizza/Apri |
08964829.pdf | Articolo principale | 2a Post-print versione editoriale / Version of Record | Non Pubblico - Accesso privato/ristretto | Administrator Richiedi una copia |
http://hdl.handle.net/11583/2858361