In the automotive safety-critical application numerous test solutions are adopted; in particular, different solutions are implemented for the in-field and on-line testing. The Built-In Self-Test (BIST) approach and the Software-Based Self- Test (SBST) approach are two possible test strategies widely used to test the modern processors. The BIST approach is easily reproducible on different processors; while the SBST approach requires a considerable effort for implementing it for each different processor. This paper faces the problem of developing multiple Software Test Libraries (STL) for the processors belonging to the same processor family. The aim of this work is to propose a methodology for planning the test programs develop considering the different processors of the same family. In particular, the different features of the processors are considered. The common features present in all processors, the common features available only in some processors, and the features of just one processor are used for planning the development of the STLs. Each test program is developed in modular way, in accord with the SBST paradigm. The SPC58 processor family developed by STMicroelectronics is considered as case study. The experimental results demonstrate the validity of the proposed approach.

A Possible Strategy for the Development of Software Test Libraries for different Processors of the same Family / Piumatti, Davide; Ernesto, Sanchez; Martorana, Rosario; Alessandro Pernice, Mosè. - ELETTRONICO. - ART 2019:(2019). (Intervento presentato al convegno ART 2019 tenutosi a Washington d.c. nel 14-15 November 2019).

A Possible Strategy for the Development of Software Test Libraries for different Processors of the same Family

Davide Piumatti;Ernesto Sanchez;
2019

Abstract

In the automotive safety-critical application numerous test solutions are adopted; in particular, different solutions are implemented for the in-field and on-line testing. The Built-In Self-Test (BIST) approach and the Software-Based Self- Test (SBST) approach are two possible test strategies widely used to test the modern processors. The BIST approach is easily reproducible on different processors; while the SBST approach requires a considerable effort for implementing it for each different processor. This paper faces the problem of developing multiple Software Test Libraries (STL) for the processors belonging to the same processor family. The aim of this work is to propose a methodology for planning the test programs develop considering the different processors of the same family. In particular, the different features of the processors are considered. The common features present in all processors, the common features available only in some processors, and the features of just one processor are used for planning the development of the STLs. Each test program is developed in modular way, in accord with the SBST paradigm. The SPC58 processor family developed by STMicroelectronics is considered as case study. The experimental results demonstrate the validity of the proposed approach.
2019
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/2769873
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo