A Cross-Level Verification Methodology for Digital IPs Augmented with Embedded Timing Monitors