Communication scheduling and buslet synthesis for low-interconnect HLS designs