Logic Synthesis for Interpolant Circuit Compaction