Using FPGA-based acceleration of high-performance computing (HPC) applications to reduce energy and power consumption is becoming an interesting option, thanks to the availability of high-level synthesis (HLS) tools that enable fast design cycles. However, obtaining good performance for memory-intensive algorithms, which often exchange large data arrays with external DRAM, still requires time-consuming optimization and good knowledge of hardware design. This article proposes a new design methodology, based on dedicated application- and data array-specific caches. These caches provide most of the benefits that can be achieved by coding optimized DMA-like transfer strategies by hand into the HPC application code, but require only limited manual tuning (basically the selection of architecture and size), are neutral to target HLS tool and technology (FPGA or ASIC), and do not require changes to application code. We show experimental results obtained on five common memory-intensive algorithms from very diverse domains, namely machine learning, data sorting, and computer vision. We test the cost and performance of our caches against both out-of-the-box code originally optimized for a GPU, and manually optimized implementations specifically targeted for FPGAs via HLS. The implementation using our caches achieved an 8X speedup and 2X energy reduction on average with respect to out-of-the-box models using only simple directive-based optimizations (e.g., pipelining). They also achieved comparable performance with much less design effort when compared with the versions that were manually optimized to achieve efficient memory transfers specifically for an FPGA.
Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis / Ma, Liang; Lavagno, Luciano; Lazarescu, Mihai Teodor; Arif, Arslan. - In: IEEE ACCESS. - ISSN 2169-3536. - ELETTRONICO. - 5(2017), pp. 18953-18974. [10.1109/ACCESS.2017.2750923]
|Titolo:||Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis|
|Data di pubblicazione:||2017|
|Digital Object Identifier (DOI):||http://dx.doi.org/10.1109/ACCESS.2017.2750923|
|Appare nelle tipologie:||1.1 Articolo in rivista|