Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis