Toward the design of mixed high-speed and low-power NML circuits