A new EDA flow for the Mitigation of SEUs in Dynamic Reconfigurable FPGAs