In deeply scaled CMOS technologies, device aging causes cores performance parameters to degrade over time. While accurate models to efficiently assess these degradation exist for devices and circuits, no reliable model for processor cores has gained strong acceptance in the literature. In this work, we propose a methodology for deriving an NBTI aging model for embedded cores. Based on an accurate characterization on the netlist of the core, we were able to (1) prove the independence of the aging on the workload (i.e., executed instructions), and (2) calculate an equivalent average constant aging factor that justifies the use of the baseline model template. We derived and assessed the proposed model by using a RISC-like processor core implemented in a 45nm process technology as a reference architecture, achieving a maximum. error of 2.2% against simulated data on the core netlist
Characterizing the activity factor in NBTI aging models for embedded cores / Chen, Yukai; Calimera, Andrea; Macii, Enrico; Poncino, Massimo. - ELETTRONICO. - (2015), pp. 75-78. (Intervento presentato al convegno Great Lakes Symposium on VLSI tenutosi a Pittsburgh, Pennsylvania, USA nel 20-22 Maggio 2015) [10.1145/2742060.2742111].
Characterizing the activity factor in NBTI aging models for embedded cores
CHEN, YUKAI;CALIMERA, ANDREA;MACII, Enrico;PONCINO, MASSIMO
2015
Abstract
In deeply scaled CMOS technologies, device aging causes cores performance parameters to degrade over time. While accurate models to efficiently assess these degradation exist for devices and circuits, no reliable model for processor cores has gained strong acceptance in the literature. In this work, we propose a methodology for deriving an NBTI aging model for embedded cores. Based on an accurate characterization on the netlist of the core, we were able to (1) prove the independence of the aging on the workload (i.e., executed instructions), and (2) calculate an equivalent average constant aging factor that justifies the use of the baseline model template. We derived and assessed the proposed model by using a RISC-like processor core implemented in a 45nm process technology as a reference architecture, achieving a maximum. error of 2.2% against simulated data on the core netlistFile | Dimensione | Formato | |
---|---|---|---|
p75-chen.pdf
accesso riservato
Descrizione: Main article
Tipologia:
2a Post-print versione editoriale / Version of Record
Licenza:
Non Pubblico - Accesso privato/ristretto
Dimensione
557.22 kB
Formato
Adobe PDF
|
557.22 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
NBTI_Model.pdf
accesso aperto
Tipologia:
2. Post-print / Author's Accepted Manuscript
Licenza:
Pubblico - Tutti i diritti riservati
Dimensione
316.37 kB
Formato
Adobe PDF
|
316.37 kB | Adobe PDF | Visualizza/Apri |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/2616904