Cyclic Redundancy Check (CRC) is often employed in data storage and communications to detect errors. The 3GPP-LTE wireless communication standard uses a 24-bit CRC with every turbo coded frame, thus, the CRC can be exploited to detect residual errors and to enable early stopping of iterations as well. The current state of the art lacks specific CRC implementations for this standard, and most current solutions adopt a fixed degree of parallelism, unsuitable for many turbo decoder architectures. This work proposes a variable parallelism circuit targeting the 3GPP-LTE/LTE-Advanced 24-bit CRC, that can adapt to input data of different sizes. Low complexity is achieved through careful functional sharing among the various parallelisms: comparison with the state of the art shows comparable or superior speed and extremely low complexity.
|Titolo:||Variable Parallelism Cyclic Redundancy Check Circuit for 3GPP-LTE/LTE-Advanced|
|Data di pubblicazione:||2014|
|Digital Object Identifier (DOI):||10.1109/LSP.2014.2334393|
|Appare nelle tipologie:||1.1 Articolo in rivista|