VLSI implementation of a multi-mode turbo/LDPC decoder architecture