Performance evaluation and improvement of the CPU–CAN controller interface for low-jitter communication