Many new emerging technologies are currently studied as possible substitute of CMOS transistors. Among these technologies one of the most interesting is the NanoMagnetic Logic (NML), which combines computation and memory in the same device. Although many works analyze this technology at the device level, an high level analysis on complex circuits is required to fully understand its potentialities. As an absolute novelty we present in this work a tool for automatic synthesis and simulation of NML circuits. Starting from a circuit described using VHDL language, the circuit physical layout is extracted, using all the technological constraints actually known. The circuit is then simulated using a behavioral model of the basic logic gates. This model is validated through micromagnetic low level simulations. Using ToPoliNano, which is highly modular and customizable, the possibility to explore and analyze realistic and complex NML circuits will be greatly improved.

ToPoliNano: A synthesis and simulation tool for NML circuits / Vacca, Marco; Frache, Stefano; Graziano, Mariagrazia; Zamboni, Maurizio. - In: PROCEEDINGS OF THE ... IEEE CONFERENCE ON NANOTECHNOLOGY. - ISSN 1944-9399. - STAMPA. - 1:(2012), pp. 1-5. ((Intervento presentato al convegno 2012 12th IEEE Conference on Nanotechnology (IEEE-NANO) tenutosi a Birmingham, UK nel 20-23 August 2012 [10.1109/NANO.2012.6321982].

ToPoliNano: A synthesis and simulation tool for NML circuits

VACCA, MARCO;FRACHE, STEFANO;GRAZIANO, MARIAGRAZIA;ZAMBONI, Maurizio
2012

Abstract

Many new emerging technologies are currently studied as possible substitute of CMOS transistors. Among these technologies one of the most interesting is the NanoMagnetic Logic (NML), which combines computation and memory in the same device. Although many works analyze this technology at the device level, an high level analysis on complex circuits is required to fully understand its potentialities. As an absolute novelty we present in this work a tool for automatic synthesis and simulation of NML circuits. Starting from a circuit described using VHDL language, the circuit physical layout is extracted, using all the technological constraints actually known. The circuit is then simulated using a behavioral model of the basic logic gates. This model is validated through micromagnetic low level simulations. Using ToPoliNano, which is highly modular and customizable, the possibility to explore and analyze realistic and complex NML circuits will be greatly improved.
File in questo prodotto:
File Dimensione Formato  
TOPOLINANO-IEEENANO.pdf

non disponibili

Tipologia: 2. Post-print / Author's Accepted Manuscript
Licenza: Non Pubblico - Accesso privato/ristretto
Dimensione 2.27 MB
Formato Adobe PDF
2.27 MB Adobe PDF   Visualizza/Apri   Richiedi una copia
Pubblicazioni consigliate

Caricamento pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11583/2503209
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo