A general approach is outlined for designing units for higher radix division, which are based on two subunits operating in parallel. A lower radix division unit is used as the building block of the architecture, and the division step is split into two phases which are carried out in parallel. It is shown that the proposed architecture permits the design of units for higher radix division with digit selection tables requiring few supplementary input bits compared to the tables used by lower radix division systems
On the Implementation of a Parallel Algorithm for Higher Radix Division / Ercegovac, M.; Lang, T.; Montuschi, Paolo. - STAMPA. - (1991), pp. 603-607. (Intervento presentato al convegno IEEE COMPEURO 91 tenutosi a Bologna (Italy) nel May 1991) [10.1109/CMPEUR.1991.257458].
On the Implementation of a Parallel Algorithm for Higher Radix Division
MONTUSCHI, PAOLO
1991
Abstract
A general approach is outlined for designing units for higher radix division, which are based on two subunits operating in parallel. A lower radix division unit is used as the building block of the architecture, and the division step is split into two phases which are carried out in parallel. It is shown that the proposed architecture permits the design of units for higher radix division with digit selection tables requiring few supplementary input bits compared to the tables used by lower radix division systemsPubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/2500978
Attenzione
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo