DEFECT-TOLERANT ARRAY STRUCTURES FOR VLSI AND WSI ARCHITECTURES.