A new procedure for modeling microstrip transistor fixtures