An Experimental VLSI Prolog Interpreter: preliminary measurements and results