A New Reconfigurable Clock-gating Technique for Low Power SRAM-based FPGAs