Passive Delay-Based Macromodels for Signal Integrity Verification of Multi-Chip Links