An integrated flow for the design of hardened circuits on SRAM-based FPGAs