Timing driven placement for fault tolerant circuits implemented on SRAM-based FPGAs