Communication protocols can be modeled as finite state machines, a formalism commonly used in digital circuit design. Sophisticated and efficient simulation techniques have been developed to help integrated circuit designers. In this paper, we propose an approach to the analysis of communication protocols and, in general, of entire computer networks based on VHDL modeling and simulation.
Efficient analysis of communication protocols using VHDL modeling and simulation / Baldi, Mario; Macii, Enrico; Poncino, Massimo. - (1996), pp. 428-431. (Intervento presentato al convegno ASICON-96: IEEE 1996 International Conference on ASIC tenutosi a Shangai, China nel 21-24 Oct 1996) [10.1109/ICASIC.1996.562844].
Efficient analysis of communication protocols using VHDL modeling and simulation
BALDI, MARIO;MACII, Enrico;PONCINO, MASSIMO
1996
Abstract
Communication protocols can be modeled as finite state machines, a formalism commonly used in digital circuit design. Sophisticated and efficient simulation techniques have been developed to help integrated circuit designers. In this paper, we propose an approach to the analysis of communication protocols and, in general, of entire computer networks based on VHDL modeling and simulation.Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/1870614
Attenzione
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo