A Novel Design Flow for the Performance Optimization of Fault Tolerant Circuits on SRAM-based FPGAs