The advent of the Galileo system in Europe and the modernization plans for global positioning system (GPS) are giving a strong impulse to development of global navigation satellite systems (GNSS). The availability of a variety of new signals is boosting the growth of new services and applications. The next generation of receivers will have to deal with signals in different bandwidths with different modulation schemes. In such a context the reconfigurability offered by software defined radio (SDR) technologies, employing programmable hardware like field programmable gate arrays (FPGAs) and digital signal processors (DSPs), can play an important role. The paper presents a case-study of an efficient hardware/software partitioning for the baseband processor and discusses in detail how to meet the real-time constraints. Finally some results concerning the implementation of the proposed architecture on a prototyping board are given.

Efficient Software Defined Radio Implementations of GNSS Receivers / Girau, Gianmarco; Tomatis, Andrea; Dovis, Fabio; Mulassano, P.. - STAMPA. - (2007), pp. 1733-1736. (Intervento presentato al convegno ISCAS 2007 tenutosi a New Orleans nel 27 - 30 Maggio 2007) [10.1109/ISCAS.2007.377929].

Efficient Software Defined Radio Implementations of GNSS Receivers

GIRAU, GIANMARCO;TOMATIS, ANDREA;DOVIS, Fabio;
2007

Abstract

The advent of the Galileo system in Europe and the modernization plans for global positioning system (GPS) are giving a strong impulse to development of global navigation satellite systems (GNSS). The availability of a variety of new signals is boosting the growth of new services and applications. The next generation of receivers will have to deal with signals in different bandwidths with different modulation schemes. In such a context the reconfigurability offered by software defined radio (SDR) technologies, employing programmable hardware like field programmable gate arrays (FPGAs) and digital signal processors (DSPs), can play an important role. The paper presents a case-study of an efficient hardware/software partitioning for the baseband processor and discusses in detail how to meet the real-time constraints. Finally some results concerning the implementation of the proposed architecture on a prototyping board are given.
2007
1424409209
1424409217
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/1646889
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo