Latency-insensitive design copes with excessive delays typical of global wires in current and future IC technologies. It achieves its goal via encapsulation of synchronous logic blocks in wrappers that communicate through a latency-insensitive protocol (LIP) and pipelined interconnects. Previously proposed solutions suffer from an excessive performance penalty in terms of throughput or from a lack of generality. This article presents an adaptive LIP that outperforms previous static implementations, as demonstrated by two relevant cases — a microprocessor and an MPEG encoder — whose components we made insensitive to the latencies of their interconnections through a newly developed wrapper. We also present an informal exposition of the theoretical basis of adaptive LIPs, as well as implementation details.
Adaptive Latency Insensitive Protocols / CASU M.R.; MACCHIARULO L. - In: IEEE DESIGN & TEST OF COMPUTERS. - ISSN 0740-7475. - STAMPA. - 24(2007), pp. 442-452. [10.1109/MDT.2007.152]
|Titolo:||Adaptive Latency Insensitive Protocols|
|Data di pubblicazione:||2007|
|Digital Object Identifier (DOI):||http://dx.doi.org/10.1109/MDT.2007.152|
|Appare nelle tipologie:||1.1 Articolo in rivista|