From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip