Exploring the Impact of Logic Synthesis on Area, Delay and Power Dissipation of CMOS Circuits