Archivio Istituzionale della RicercaThis paper addresses the development of accurate and efficient behavioral models of digital integrated circuit input and output ports for EMC and signal integrity simulations. A practical modeling process is proposed and applied to some example devices. The modeling process is simple and efficient, and it yields models performing at a very high accuracy level
Macromodeling of Digital I/O Ports for System EMC Assessment / Stievano, I.S., Chen, Z., Becker, D., Canavero, F., Katopis, G., Maio, I.A.. - STAMPA. - (2002), pp. 1044-1048. (Design, Automation and Test in Europe Conference, DATE Paris (France) Mar. 4-8, 2002) [10.1109/DATE.2002.998429].
Macromodeling of Digital I/O Ports for System EMC Assessment
STIEVANO, IGOR SIMONE;CANAVERO, Flavio;MAIO, Ivano Adolfo
2002
Abstract
This paper addresses the development of accurate and efficient behavioral models of digital integrated circuit input and output ports for EMC and signal integrity simulations. A practical modeling process is proposed and applied to some example devices. The modeling process is simple and efficient, and it yields models performing at a very high accuracy level
| File | Dimensione | Formato | |
|---|---|---|---|
|
cnf-2002-date-rbf-IEEE.pdf
accesso aperto
Tipologia:
2. Post-print / Author's Accepted Manuscript
Licenza:
Pubblico - Tutti i diritti riservati
Dimensione
264.47 kB
Formato
Adobe PDF
|
264.47 kB | Adobe PDF | Visualizza/Apri |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/1418295
Attenzione
Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo