The emerging field of self-repair computing is expected to have a major impact on deployable systems for space missions and defense applications, where high reliability, availability, and serviceability are needed. In this context, RAM (random access memories) are among the most critical components. This paper proposes a built-in self-repair (BISR) approach for RAM cores. The proposed design, introducing minimal and technology-dependent overheads, can detect and repair a wide range of memory faults including: stuck-at, coupling, and address faults. The test and repair capabilities are used on-line, and are completely transparent to the external user, who can use the memory without any change in the memory-access protocol. Using a fault-injection environment that can emulate the occurrence of faults inside the module, the effectiveness of the proposed architecture in terms of both fault detection and repairing capability was verified. Memories of various sizes have been considered to evaluate the area-overhead introduced by this proposed architecture
An On-line BIST RAM Architecture with Self Repair Capabilities / Benso A.; Chiusano S.; Di Natale G.; Prinetto P.. - In: IEEE TRANSACTIONS ON RELIABILITY. - ISSN 0018-9529. - STAMPA. - 51(2002), pp. 123-128.
|Titolo:||An On-line BIST RAM Architecture with Self Repair Capabilities|
|Data di pubblicazione:||2002|
|Digital Object Identifier (DOI):||http://dx.doi.org/10.1109/24.994929|
|Appare nelle tipologie:||1.1 Articolo in rivista|