ROOZMEH, MEHDI
ROOZMEH, MEHDI
Dipartimento di Elettronica e Telecomunicazioni
036545
Mostra
records
Risultati 1 - 2 di 2 (tempo di esecuzione: 0.006 secondi).
Efficient FPGA Implementation of OpenCL High-Performance Computing Applications via High-Level Synthesis
2017 Muslim, Fahad Bin; Ma, Liang; Roozmeh, Mehdi; Lavagno, Luciano
Designing parameterizable hardware IPs in a model-based design environment for high-level synthesis
2016 Butt, SHAHZAD AHMAD; Roozmeh, Mehdi; Lavagno, Luciano
Citazione | Data di pubblicazione | Autori | File |
---|---|---|---|
Efficient FPGA Implementation of OpenCL High-Performance Computing Applications via High-Level Synthesis / Muslim, Fahad Bin; Ma, Liang; Roozmeh, Mehdi; Lavagno, Luciano. - In: IEEE ACCESS. - ISSN 2169-3536. - ELETTRONICO. - 5:(2017), pp. 2747-2762. [10.1109/ACCESS.2017.2671881] | 1-gen-2017 | MA, LIANGROOZMEH, MEHDILAVAGNO, Luciano + | 07859319.pdf |
Designing parameterizable hardware IPs in a model-based design environment for high-level synthesis / Butt, SHAHZAD AHMAD; Roozmeh, Mehdi; Lavagno, Luciano. - In: ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS. - ISSN 1539-9087. - 15:2(2016), pp. 1-28. [10.1145/2871737] | 1-gen-2016 | BUTT, SHAHZAD AHMADROOZMEH, MEHDILAVAGNO, Luciano | HLS_IP_ACM_TECS_MAJOR_REV_SUBMISSION2.pdf |