Archivio Istituzionale della RicercaRIZZO, ROBERTO GIORGIO
RIZZO, ROBERTO GIORGIO
Dipartimento di Automatica e Informatica
018477
Mostra
records
Risultati 1 - 8 di 8 (tempo di esecuzione: 0.012 secondi).
AdapTTA: Adaptive Test-Time Augmentation for Reliable Embedded ConvNets
2021 Mocerino, Luca; Rizzo, Roberto G.; Peluso, Valentino; Calimera, Andrea; Macii, Enrico
Inference on the Edge: Performance Analysis of an Image Classification Task Using Off-The-Shelf CPUs and Open-Source ConvNets
2019 Peluso, V.; Rizzo, R. G.; Cipolletta, A.; Calimera, A.
On the Efficiency of Early Bird Sampling (EBS) an Error Detection-Correction Scheme for Data-Driven Voltage Over-Scaling
2019 Rizzo, Roberto G.; Peluso, Valentino; Calimera, Andrea; Zhou, Jun
SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars
2019 Tenace, V.; Rizzo, R. G.; Bhattacharjee, D.; Chattopadhyay, A.; Calimera, A.
Multiplication by Inference using Classification Trees: A Case-Study Analysis
2018 Rizzo, Roberto Giorgio; Tenace, Valerio; Calimera, Andrea
Early bird sampling: A short-paths free error detection-correction strategy for data-driven VOS
2017 Rizzo, Roberto G.; Peluso, Valentino; Calimera, Andrea; Zhou, Jun; Liu, Xin
Tunable Error Detection-Correction for Efficient Adaptive Voltage Over-Scaling
2017 Rizzo, ROBERTO GIORGIO; Calimera, Andrea
Design and Characterization of Analog-to-Digital Converters using Graphene P-N Junctions.
2015 Rizzo, ROBERTO GIORGIO; Miryala, Sandeep; Calimera, Andrea; Macii, Enrico; Poncino, Massimo
| Citazione | Data di pubblicazione | Autori | File |
|---|---|---|---|
| AdapTTA: Adaptive Test-Time Augmentation for Reliable Embedded ConvNets / Mocerino, Luca; Rizzo, Roberto G.; Peluso, Valentino; Calimera, Andrea; Macii, Enrico. - (2021), pp. 1-6. (Intervento presentato al convegno International Conference on Very Large Scale Integration (VLSI-SoC) nel 4-7 Oct. 2021) [10.1109/VLSI-SoC53125.2021.9606980]. | 1-gen-2021 | Mocerino, LucaRizzo, Roberto G.Peluso, ValentinoCalimera, AndreaMacii, Enrico | Adaptive_Test_time_Augmentation____VLSI_SoC2021.pdf; AdapTTA_Adaptive_Test-Time_Augmentation_for_Reliable_Embedded_ConvNets.pdf |
| Inference on the Edge: Performance Analysis of an Image Classification Task Using Off-The-Shelf CPUs and Open-Source ConvNets / Peluso, V.; Rizzo, R. G.; Cipolletta, A.; Calimera, A.. - (2019), pp. 454-459. (Intervento presentato al convegno 6th International Conference on Social Networks Analysis, Management and Security, SNAMS 2019 tenutosi a esp nel 2019) [10.1109/SNAMS.2019.8931889]. | 1-gen-2019 | Peluso V.Rizzo R. G.Cipolletta A.Calimera A. | SNAMS19.pdf; 08931889_snam.pdf |
| On the Efficiency of Early Bird Sampling (EBS) an Error Detection-Correction Scheme for Data-Driven Voltage Over-Scaling / Rizzo, Roberto G.; Peluso, Valentino; Calimera, Andrea; Zhou, Jun. - 500:(2019), pp. 153-177. (Intervento presentato al convegno 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Abu Dhabi, United Arab Emirates, October 23–25, 2017,) [10.1007/978-3-030-15663-3_8]. | 1-gen-2019 | Rizzo, Roberto G.Peluso, ValentinoCalimera, Andrea + | - |
| SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars / Tenace, V.; Rizzo, R. G.; Bhattacharjee, D.; Chattopadhyay, A.; Calimera, A.. - (2019), pp. 372-377. (Intervento presentato al convegno 22nd Design, Automation and Test in Europe Conference and Exhibition, DATE 2019 tenutosi a Firenze Fiera, ita nel 2019) [10.23919/DATE.2019.8714939]. | 1-gen-2019 | Rizzo R. G.Calimera A. + | - |
| Multiplication by Inference using Classification Trees: A Case-Study Analysis / Rizzo, Roberto Giorgio; Tenace, Valerio; Calimera, Andrea. - (2018), pp. 1-5. (Intervento presentato al convegno IEEE International Symposium on Circuits and Systems (ISCAS)) [10.1109/ISCAS.2018.8351206]. | 1-gen-2018 | Rizzo, Roberto GiorgioTenace, ValerioCalimera, Andrea | - |
| Early bird sampling: A short-paths free error detection-correction strategy for data-driven VOS / Rizzo, Roberto G.; Peluso, Valentino; Calimera, Andrea; Zhou, Jun; Liu, Xin. - (2017), pp. 1-6. (Intervento presentato al convegno IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) tenutosi a Abu Dhabi nel October 2017) [10.1109/VLSI-SoC.2017.8203472]. | 1-gen-2017 | Rizzo, Roberto G.Peluso, ValentinoCalimera, Andrea + | - |
| Tunable Error Detection-Correction for Efficient Adaptive Voltage Over-Scaling / Rizzo, ROBERTO GIORGIO; Calimera, Andrea. - ELETTRONICO. - (2017), pp. 13-16. (Intervento presentato al convegno NGCAS'17: New Generation of Circuits and Systems tenutosi a Genova nel September 2017) [10.1109/NGCAS.2017.75]. | 1-gen-2017 | RIZZO, ROBERTO GIORGIOCALIMERA, ANDREA | - |
| Design and Characterization of Analog-to-Digital Converters using Graphene P-N Junctions / Rizzo, ROBERTO GIORGIO; Miryala, Sandeep; Calimera, Andrea; Macii, Enrico; Poncino, Massimo. - ELETTRONICO. - (2015), pp. 253-258. (Intervento presentato al convegno GLSVLSI '15 tenutosi a Pittsburgh, PA (USA) nel 20-22 May) [10.1145/2742060.2742099]. | 1-gen-2015 | RIZZO, ROBERTO GIORGIOMIRYALA, SANDEEPCALIMERA, ANDREAMACII, EnricoPONCINO, MASSIMO | - |