RIZZO, ROBERTO GIORGIO

RIZZO, ROBERTO GIORGIO  

Dipartimento di Automatica e Informatica  

018477  

Mostra records
Risultati 1 - 8 di 8 (tempo di esecuzione: 0.012 secondi).
Citazione Data di pubblicazione Autori File
AdapTTA: Adaptive Test-Time Augmentation for Reliable Embedded ConvNets / Mocerino, L., Rizzo, R.G., Peluso, V., Calimera, A., Macii, E.. - (2021), pp. 1-6. (International Conference on Very Large Scale Integration (VLSI-SoC) 4-7 Oct. 2021) [10.1109/VLSI-SoC53125.2021.9606980]. 1-gen-2021 Mocerino, LucaRizzo, Roberto G.Peluso, ValentinoCalimera, AndreaMacii, Enrico Adaptive_Test_time_Augmentation____VLSI_SoC2021.pdfAdapTTA_Adaptive_Test-Time_Augmentation_for_Reliable_Embedded_ConvNets.pdf
Inference on the Edge: Performance Analysis of an Image Classification Task Using Off-The-Shelf CPUs and Open-Source ConvNets / Peluso, V., Rizzo, R.G., Cipolletta, A., Calimera, A.. - (2019), pp. 454-459. (6th International Conference on Social Networks Analysis, Management and Security, SNAMS 2019 esp 2019) [10.1109/SNAMS.2019.8931889]. 1-gen-2019 Peluso V.Rizzo R. G.Cipolletta A.Calimera A. SNAMS19.pdf08931889_snam.pdf
On the Efficiency of Early Bird Sampling (EBS) an Error Detection-Correction Scheme for Data-Driven Voltage Over-Scaling / Rizzo, R.G., Peluso, V., Calimera, A., Zhou, J.. - 500:(2019), pp. 153-177. (25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Abu Dhabi, United Arab Emirates, October 23–25, 2017, ) [10.1007/978-3-030-15663-3_8]. 1-gen-2019 Rizzo, Roberto G.Peluso, ValentinoCalimera, Andrea + -
SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars / Tenace, V., Rizzo, R.G., Bhattacharjee, D., Chattopadhyay, A., Calimera, A.. - (2019), pp. 372-377. (22nd Design, Automation and Test in Europe Conference and Exhibition, DATE 2019 Firenze Fiera, ita 2019) [10.23919/DATE.2019.8714939]. 1-gen-2019 Rizzo R. G.Calimera A. + -
Multiplication by Inference using Classification Trees: A Case-Study Analysis / Rizzo, R.G., Tenace, V., Calimera, A.. - (2018), pp. 1-5. (IEEE International Symposium on Circuits and Systems (ISCAS) ) [10.1109/ISCAS.2018.8351206]. 1-gen-2018 Rizzo, Roberto GiorgioTenace, ValerioCalimera, Andrea -
Early bird sampling: A short-paths free error detection-correction strategy for data-driven VOS / Rizzo, R.G., Peluso, V., Calimera, A., Zhou, J., Liu, X.. - (2017), pp. 1-6. (IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) Abu Dhabi October 2017) [10.1109/VLSI-SoC.2017.8203472]. 1-gen-2017 Rizzo, Roberto G.Peluso, ValentinoCalimera, Andrea + -
Tunable Error Detection-Correction for Efficient Adaptive Voltage Over-Scaling / Rizzo, R.G., Calimera, A.. - ELETTRONICO. - (2017), pp. 13-16. (NGCAS'17: New Generation of Circuits and Systems Genova September 2017) [10.1109/NGCAS.2017.75]. 1-gen-2017 RIZZO, ROBERTO GIORGIOCALIMERA, ANDREA -
Design and Characterization of Analog-to-Digital Converters using Graphene P-N Junctions / Rizzo, R.G., Miryala, S., Calimera, A., Macii, E., Poncino, M.. - ELETTRONICO. - (2015), pp. 253-258. (GLSVLSI '15 Pittsburgh, PA (USA) 20-22 May) [10.1145/2742060.2742099]. 1-gen-2015 RIZZO, ROBERTO GIORGIOMIRYALA, SANDEEPCALIMERA, ANDREAMACII, EnricoPONCINO, MASSIMO -