This letter deals with the compact modeling of the I-V characteristics of single crystalline ZnO nanowires (NW) attached to two metal electrodes (Pt and Ag). Starting from the standard model of electron transport in these structures based on the series combination of two back-to-back Schottky diodes, three different approaches which account for the role played by the NW series resistance are presented. The first approach considers a fixed potential drop across the NW, the second one involves the solution to the problem of a diode with linear and nonlinear series resistances using the Lambert W function, and the third one consists in a behavioral model with continuous first derivative suitable for circuit simulation environments. In the three cases, the proposed solutions are consistent with the observed electrical constraints both at low (linear I-V relationship) and high (current saturation) voltages.
Compact modeling of the I-V characteristics of ZnO nanowires including nonlinear series resistance effects / Miranda, E.; Milano, G.; Ricciardi, C.. - In: IEEE TRANSACTIONS ON NANOTECHNOLOGY. - ISSN 1536-125X. - ELETTRONICO. - 19:(2020), pp. 297-300. [10.1109/TNANO.2020.2981214]
Compact modeling of the I-V characteristics of ZnO nanowires including nonlinear series resistance effects
Miranda E.;Milano G.;Ricciardi C.
2020
Abstract
This letter deals with the compact modeling of the I-V characteristics of single crystalline ZnO nanowires (NW) attached to two metal electrodes (Pt and Ag). Starting from the standard model of electron transport in these structures based on the series combination of two back-to-back Schottky diodes, three different approaches which account for the role played by the NW series resistance are presented. The first approach considers a fixed potential drop across the NW, the second one involves the solution to the problem of a diode with linear and nonlinear series resistances using the Lambert W function, and the third one consists in a behavioral model with continuous first derivative suitable for circuit simulation environments. In the three cases, the proposed solutions are consistent with the observed electrical constraints both at low (linear I-V relationship) and high (current saturation) voltages.File | Dimensione | Formato | |
---|---|---|---|
Nanowire_EDL_7.pdf
non disponibili
Tipologia:
1. Preprint / submitted version [pre- review]
Licenza:
Non Pubblico - Accesso privato/ristretto
Dimensione
355.23 kB
Formato
Adobe PDF
|
355.23 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
09044612.pdf
non disponibili
Tipologia:
2a Post-print versione editoriale / Version of Record
Licenza:
Non Pubblico - Accesso privato/ristretto
Dimensione
744.43 kB
Formato
Adobe PDF
|
744.43 kB | Adobe PDF | Visualizza/Apri Richiedi una copia |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
https://hdl.handle.net/11583/2842126