The novel relaxation digital-to-analogue conversion technique, which takes advantage of the exponential impulse response of a first-order RC network to generate binary weighted voltages, is proposed to design standard-cell based, mismatch-insensitive, ultra-low power, tiny digital-to-analogue converters targeting the requirements of Internet of Things (IoT) applications. The effectiveness of the approach is validated by simulations and measurements performed on a proof-of-concept 10 bit, 300 S/s FPGA prototype.

Relaxation digital-to-analogue converter / Crovetti, PAOLO STEFANO; Rubino, Roberto; Musolino, Francesco. - In: ELECTRONICS LETTERS. - ISSN 0013-5194. - STAMPA. - 55:12(2019), pp. 685-688. [10.1049/el.2019.0784]

Relaxation digital-to-analogue converter

Paolo Crovetti;Roberto Rubino;Francesco Musolino
2019

Abstract

The novel relaxation digital-to-analogue conversion technique, which takes advantage of the exponential impulse response of a first-order RC network to generate binary weighted voltages, is proposed to design standard-cell based, mismatch-insensitive, ultra-low power, tiny digital-to-analogue converters targeting the requirements of Internet of Things (IoT) applications. The effectiveness of the approach is validated by simulations and measurements performed on a proof-of-concept 10 bit, 300 S/s FPGA prototype.
File in questo prodotto:
Non ci sono file associati a questo prodotto.
Pubblicazioni consigliate

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11583/2731496
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo