Simplified topology for integrated circuit buffer behavioural models