A synchronous latency-insensitive RISC for better than worst-case design