Hardware Design and Realization for Iteratively Decodable Codes